[1]
Tan, H.H., Ahmad, N., Ngadengon, R., Sia, P.Y.Y. and Muthu, A.E.R. 2024. FPGA-Based Design for Digital Speedometer to Detect Speed Limit of Vehicles. Journal of Advanced Research in Applied Mechanics. 127, 1 (Nov. 2024), 183–200. DOI:https://doi.org/10.37934/aram.127.1.183200.