

A Predictive Approach to Reduce Intrinsic Gate Delay in Junctionless Double Gate Strained Transistor using DoE-Based Genetic Algorithm

Khairil Ezwan Kaharudin^{1,2}, Nabilah Ahmad Jalaludin¹, Fauziyah Salehuddin^{[1,*](#page-0-0)}, Faiz Arith¹, Anis Suhaila Mohd Zain¹, Ibrahim Ahmad³, Siti Aisah Mat Junos¹, Prakash R. Apte⁴

2 Faculty of Engineering, Lincoln University College (Main Campus), Wisma Lincoln, 47301 Petaling Jaya, Selangor, Malaysia

4 Indian Institute of Technology (IIT), Bombay, Powai, Mumbai 400076, India

ABSTRACT

The aim of reducing the size of a transistor is not only to compress more transistors into a denser area and increase switching speed, but also to reduce the intrinsic gate delay. This paper introduces a predictive approach to reduce intrinsic gate delay in Junctionless Double Gate Strained Transistor (JLDGST). The study involves 2D simulation and a hybrid Multiple Regression Analysis – Genetic Algorithm (MRA-GA) model for device simulation and optimization respectively. Initially, 18 sets of experiment are employed for obtaining multiple magnitude of intrinsic gate delay. Based on the retrieved results, the objective function that relates multiple input parameters (Ge mole fraction, high-*k* material thickness, source/drain doping concentration and metal work-function) with the output response (intrinsic gate delay) is derived using MRA. The derived objective function is then utilized as an input to the GA for searching the local minima of the fitness function. The final result shows that the proposed hybrid MRA-GA model has significantly reduced the intrinsic gate delay of the device by approximately 70%. The most optimum magnitude of Ge mole fraction, Thigh-*k*, Nsd and WF for the lowest possible intrinsic gate delay of the JLDGST are predicted to be 0.3 (30%), 3 nm, 2.96x10 13 cm⁻³ and 4.6 eV respectively. *Keywords:* Genetic algorithm; Intrinsic gate delay; JLDGST; Multiple regression analysis

1. Introduction

Intrinsic gate delay is a crucial transistor's characteristic contributed due to the internal capacitances which is normally influenced by the geometrical and process parameters of the transistor especially in nano-scale regime. The intrinsic gate delay (τ_{int}) of a transistor is the time it takes for a transistor's gate voltage to reach a given threshold level and then switch the transistor between the ON and OFF states. It is a crucial parameter in digital circuits due to the way it affects the circuit's overall efficiency and efficacy. The primary factor that affects the intrinsic gate delay is

* *Corresponding author.*

https://doi.org/10.37934/araset.59.1.3851

¹ Micro & Nano Electronics (MiNE), CeTRI, Faculty of Electronics & Computer Technology and Engineering (FTKEK), Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia

³ College of Engineering (CoE), Universiti Tenaga Nasional (UNITEN), 43009 Kajang, Selangor, Malaysia

E-mail address: fauziyah@utem.edu.my

how the parasitic capacitances of the transistor's gate and the load capacitance linked to the output of the gate charge and drain. The gate delay is affected by the capacitance of the load connected to the output of the gate. Larger capacitance of the load necessitates more time to charge or discharge, resulting in a longer gate delay. Reducing the capacitance of the load may be useful in decreasing the intrinsic gate delay.

Kumar *et al.,* [1] reported that the optimization in geometrical and process parameters of gateall-around transistor caused the rate of increase of drain current to be dominated by the increase in the device's intrinsic capacitance, thereby reducing the intrinsic gate delay. The optimized device reduced the optimal gate delay from 8.5 to 6.3 psec. Seifollahi *et al.,* [2] reported that the variation in gate length of double-gate FET has a substantial effect on intrinsic gate delay, with the optimized device exhibiting the lowest intrinsic delay time recorded at 0.442 psec. According to Ryu *et al.,* [3], the increased spacer area reduces the parasitic capacitance. With a 1nm-wide silicon nitride spacer material, the device's performance was optimized, and the smallest intrinsic delay time recorded was approximately 0.3 psec. Yiming Li *et al.,* [4] reported that work function variations had a substantial effect on the intrinsic gate delay caused by load capacitance fluctuations. With an increasingly workfunction value, the Vth of the N-type gate-all-around FET increases, and it becomes more difficult to turn on the device, resulting in a longer intrinsic gate delay. Jegadheesan *et al.,* [5] reported that when narrower nanosheets are utilized, the intrinsic latency increases marginally due to a reduction in on-current (I_{ON}). For varying nanosheet width from 10 to 24 nm, a maximum delay reduction of 15% is observed, and for increasing nanosheet width from 24 to 50 nm, a delay reduction of approximately 10% is observed. Avila *et al.,* [6] reported that the gate length and fin spacing have a significant impact on the intrinsic gate latency in FinFET technology. The observations indicate that the parasitic gate resistance has a significant impact on the performance of the circuit.

Based on the aforementioned literatures, it is evident that variations in geometrical and process parameters had a significant effect on the intrinsic gate delay of all transistor types. Numerous researches on application of optimization approaches have been conducted to improve the performances of semiconductor devices [7-9]. Design of experiments (DoE) have been widely utilized to assists designers to model the design parameters of the semiconductor devices and other engineering fields in conjunction with its desired performance [10-17]. Therefore, this paper will introduce a predictive and comprehensive approach for modelling multiple design parameters of Junctionless Double Gate Strained Transistor (JLDGST) for lower intrinsic gate delay using a DoEbased genetic algorithm. The novel contributions of this research work are listed as below:

- i. A proposed predictive and systematic approach using a design of experiments (DoE) based genetic algorithm was introduced.
- ii. The impact of design parameters of JLDGST device towards intrinsic gate delay was systematically analysed and studied. The analysis showed that metal work-function was the most significant design parameter contributing the considerable variance on the intrinsic gate delay.
- iii. The optimal design parameters of the JLDGST device that produced the lowest possible intrinsic gate delay were optimized and predicted. The intrinsic gate delay was successfully reduced by approximately 70%.

2. Methodology

2.1 2D Simulation

2D simulation for n-type junctionless double-gate strained transistor (JLDGST) was performed by using Silvaco TCAD tools. The 2D simulation was carried out using two separate modules in which the process and device simulation were conducted using Athena and Atlas module respectively. The process simulation flow for the device is depicted in Figure 1.

Fig. 1. Process simulation flow for n-type JLDGST [18]

The main substrate of the device was silicon germanium (SiGe) with the initial Ge mole fraction of 0.2 (20%). A very thin Si film with thickness of 1 nm was then deposited on the top of the SiGe substrate in order to form a tensely strained channel. Next, the strained body was doped with high Arsenic concentration of 1×10^{17} cm⁻³ for n⁺ region formation. The process was then followed by HKMG formation in which the Hafnium dioxide (HfO₂) and Tungsten silicide (WSi_x) were used as a high-*k* dielectric insulator and metal-gate respectively [19]. The thickness of Hafnium dioxide (HfO₂) and work-function of the metal-gate (WSi_x) were initially set at 2 nm and 4.7 eV respectively. Subsequently, the side of the substrate body was considerably doped with 2 x 10^{13} cm⁻³ of Arsenic concentration for n region formation. Both channel and S/D region were doped with same polarity dopant (Arsenic) in order to form junctionless configuration (n - n⁺- n). After that, Aluminium was sputtered on the surface of the structure and subsequently etched to form contact for S/D regions. Lastly, the cross-sectional structure of the n-type JLDGST was completed by reflecting the left *x*-axis and upper y-axis as shown in Figure 2. The initial magnitude of the design parameters of the device were summarized in Table 1.

Fig. 2. Cross-sectional structure of n-type JLDGST

After the device structure was completed through Athena module, the structure file was used as an input of the Atlas module for extracting the related device characteristics. AC small signal analysis was conducted to extract the intrinsic capacitances (C_{int}) by supplying an input AC frequency (f) of 1 MHz as the gate-to-source voltage (V_{gs}) was swept from 0 V to 1 V at a constant drain-to-source voltage (V_{ds}) of 0.5 V. The intrinsic capacitances (C_{int}) of the JLDGST can be measured by summing up the magnitude of gate-to-source capacitance (C_{gs}) and gate-to-drain capacitance (C_{gd}) , mathematically expressed as:

$$
C_{\rm int} = C_{gs} + C_{gd}
$$

Figure 3 depicts the plot of C_{int}-V_{gs} at a constant V_{ds} = 0.5 V as the the V_{gs} is shifted from 0 V to 1 V. It is observed that the magnitude of C_{int} is increased as the V_{gs} is biased towards maximum. The increase in C_{int} magnitude becomes more prominent as the device operates in saturation mode. Theoretically, the larger C_{int} magnitude would result in higher intrinsic gate delay (τ_{int}) as mathematically described by:

$$
\tau_{\rm int} = \frac{C_{\rm int} \times V_{DD}}{I_{ds}}
$$
 (2)

(1)

However, intrinsic gate delay for n-type JLDGST is still heavily depended on the drain current (I_{ds}) due to its large magnitude. Since the I_{ds} is inversely proportional with the delay, large number of induced Ids would dominantly govern the delay over the C_{int} variation. Figure 4 depicts the initial plot of $\tau_{int}-V_{ds}$ at a constant V_{gs} = 0.5 V as the the V_{ds} is shifted from 0 V to 1 V. Based on the plot, it can be observed that the intrinsic gate delay of the device is directly proportional to the V_{ds} as the delay tremendously increases as a higher V_{ds} is supplied. The initial magnitude of the intrinsic gate delay of the device at a maximum V_{ds} (1V) is measured to be 5.6 psec. In the subsequent sections, the design parameters (Ge mole fraction, T_{high-k}, N_{sd} and WF) will be predictively optimized for much lower intrinsic gate delay using a MRA-GA model.

2.2 Predictive Optimization using DoE-Based Genetic Algorithm

The optimization process of the n-type JLDGST was conducted using a hybrid Multiple Regression Analysis – Genetic Algorithm (MRA-GA) predictive model. The proposed model comprised two stages known as Multiple Regression Analysis (MRA) and Genetic Algorithm. Figure 5 shows the general flowchart of the predictive optimization using a hybrid MRA-GA model.

Fig. 5. General flowchart of a hybrid MRA-GA predictive optimization

2.2.1 Multiple regression analysis (MRA)

Multiple Regression Analysis (MRA) is one of many types of linear regression analysis. As a predictive approach, the MRA is often utilized to express the relationship between one continuous dependent output and two or more independent inputs [20-24]. In this study, a continuous dependent output is the intrinsic gate delay (τ_{int}) denoted by *y* while the four independent inputs are Ge mole fraction, Thigh-k, N_{sd} and WF denoted by x_1 , x_2 , x_3 and x_4 respectively. The independent inputs are varied into three multiple levels in order to design 18 sets of experiment. The independent inputs with multiple levels and the design of experiment (DoE) involved in this study are shown in Table 2 and Table 3 respectively.

The multiple regression equation that includes four independent inputs (*x1*, *x2*, *x3* and *x4*) and one dependable output can be expressed as:

$$
Y = a + b_1 x_1 + b_2 x_2 + b_3 x_3 + b_4 x_4 + e
$$

(3)

where *a* is the intercept, *b1b2b3b⁴* is the regression coefficients and *e* is the error term. Based on Table 3, the relationship between the inputs, output and their corresponding coefficients can be written in generalized matrix form as:

$$
\begin{pmatrix} y_1 \\ y_2 \\ \vdots \\ y_n \end{pmatrix} = \begin{pmatrix} x_{11} & x_{12} & x_{13} & x_{14} \\ x_{21} & x_{22} & x_{23} & x_{24} \\ \vdots & \vdots & \ddots & \vdots \\ x_{n1} & x_{n2} & x_{n3} & x_{n4} \end{pmatrix} \begin{pmatrix} a \\ b_1 \\ \vdots \\ b_4 \end{pmatrix} + \begin{pmatrix} e_1 \\ e_2 \\ \vdots \\ e_n \end{pmatrix}
$$
 (4)

where *n* is the number of matrix rows which are 18. In order to estimate the regression coefficients, the error term (e) will be neglected. Hence, the corresponding magnitude of a, b_1 , b_2 , b_3 , b_4 can be determined by solving the matrices. Finally, the objective function based on the multiple regression model can be derived as:

$$
Y = a + b_1 x_1 + b_2 x_2 + b_3 x_3 + b_4 x_4
$$

18 sets of design of experiment					
No.Exp.	x_1	x_2 (nm)	x_3 ($x10^{13}$)	x_4 (eV)	y (ps)
1	0.1	1	1	4.6	3.8
2	0.1	1	1	4.7	11
3	0.1	1	2	4.8	57.8
4	0.1	2	2	4.6	2.4
5	0.1	2	3	4.7	5.1
6	0.1	2	3	4.8	25.5
7	0.2	3	1	4.6	3
8	0.2	3	1	4.7	5.7
9	0.2	3	2	4.8	13.7
10	0.2	1	2	4.6	2.6
11	0.2	1	3	4.7	6.1
12	0.2	1	3	4.8	43
13	0.3	2	1	4.6	2.9
14	0.3	2	1	4.7	6.6
15	0.3	2	2	4.8	24.1
16	0.3	3	2	4.6	2
17	0.3	3	3	4.7	3.1
18	0.3	3	3	4.8	9.3

Table 3

2.2.2 Genetic algorithm

Genetic algorithm (GA) is a heuristic search-based predictive optimization that is inspired by natural evolution. It is commonly utilized to generate the most optimal or near-optimal solutions to numerous complicated problems [25-29]. The working principle of GA is fundamentally based on a population of chromosomes that act as a set of multiple solutions to the specific optimization problems. In the process of a generation of a population, the chromosomes are randomly kept changed for newly better chromosomes with higher evaluation scores. Predictive approach using GA requires multiple subsequent steps consists of initial population, objective function, fitness scaling, selection, crossover and mutation as depicted in Figure 6.

(5)

0.1≤x₁≤0.3 1≤x2≤3 1≤x3≤3 4.6≤x4≤4.8

In this case, the initial population was the initial magnitude of the Ge mole fraction, Thigh-k, Nsd and WF which were previously stated in Table 1. Based on the 18 sets of DoE, the objective function was derived by using MRA as described in previous section. Next, the derived objective function was scaled to fit within a specific pre-determined lower and upper boundary called the fitness function (fi). Since the optimization problem was to search the least possible magnitude of the intrinsic gate delay (τ_{int}), the fitness function (f_i) for this particular problem can be written as:

Selection is a process to select a part of the existing population in order to foster a new generation. In this case, each individual solution was selected via a process in which a fitter solution measured by the fitness function was more preferably to be selected. The subsequent step was to

perform crossover in which the genes from the parent chromosomes was opted to form a new offspring. Next step was to perform mutation in order to prevent descending all the possible solutions in population into local optimum of the solved problem. The process of selection, crossover and mutation were repeated until there is no further improvement on the fitness magnitude for certain preset number of generations. The final magnitude of the fitness function was identified at this point, implying that the iterations had been terminated. As a result, the new populations (Ge mole fraction, Thigh-*k*, Nsd and WF) that generate the best fitness magnitude will be successfully predicted. The GA preferences for this particular study were set as:

Type = real-valued Population size = 50 Number of generations = 1000 Elitism = 2 Crossover probability = 0.8 Mutation probability = 0.1

3. Results and Discussion

In this section, the results of the predictive optimization for τ_{int} of the JLDGST, involving both MRA and GA approaches will be discussed. After processing all the associated magnitudes of both dependent and independent variables using MRA, the multiple regression plots of the τ_{int} for 18 experimental rows were generated as shown in Figure 7.

Fig. 7. Multiple Regression plots for Intrinsic Gate Delay (τ_{int})

The final results of the multiple regression analysis (MRA) are summarized in Table 4. According to the estimated regression coefficients (a, b₁, b₂, b₃, b₄) in column 2 of Table 4, the objective function of this study can be relationally expressed as:

 $Y = -630.956 - 15.389x_1 + 6.522x_2 - 2.139x_3 + 141.278x_4$ (6)

Table 4

It is shown that the most independent variables that contribute significant impact on the objective function are intercept and *x⁴* statistically due to their least Pr (>|t|). Hence, it can be concluded that metal work-function (WF) is the most dominant design parameter influencing the variation in intrinsic gate delay. Based on the specified upper and lower boundaries, the objective function is converted into a fitness function for searching the global minimum. The search of the global minimum finished after 504 generations as the optimum fitness magnitude was found. The plot of the fitness magnitude as the number of generations focalize at the most optimum point are depicted in Figure 8.

Fig. 8. Performance of GA during convergence

The most optimum design parameters that yield the lowest intrinsic gate delay were successfully predicted by the GA as summarized in Table 5. The highest possible fitness magnitude is measured to be at 11.26682. Since the previous 18 sets of DoE does not comprise the predicted optimum design parameters (Ge mole fraction = 0.29, T_{high-k} = 3 nm, N_{sd} = 2.96 x 10^{13} cm⁻³ and WF = 4.6 eV), the device simulation needs to be repeated for validation purpose.

After running the device simulation with the predicted design parameters, the τ_{int} -V_{ds} curve is generated and compared to the initial curve as depicted in Figure 9. It is shown that the intrinsic gate delay (τ_{int}) of the n-type JLDGST is deducted for approximately 70% after applying the predictive optimization.

The intrinsic gate delay of the device is extremely small measured at 1.7 psec, implying the optimized device requires lesser time to generate an output for a given input. Thus, it can be concluded that the proposed predictive optimization method using a hybrid MRA-GA model is capable of minimizing the intrinsic gate delay of the device by predicting the optimum magnitude of Ge mole fraction, high-*k* material thickness, source/drain doping concentration and metal workfunction. However, the optimization results can be further improved by considering more geometrical and process parameters. The proposed approach could also be applied to other semiconductor devices and engineering problems.

4. Conclusions

In summary, a hybrid model of Multiple Regression Analysis (MRA) and Genetic Algorithm (GA) are utilized as a predictive optimization method to minimize the intrinsic gate delay (τ_{int}) of the ntype JLDGST. The initial approach is to derive a mathematical relationship (objective function) between the dependent variable (τ_{int}) and the independent variables (Ge mole fraction, T_{high-k}, N_{sd} and WF) by using the MRA. In addition, MRA results shows that metal workfunction is the most significant design parameter contributing the considerable variance on the intrinsic gate delay. After deriving the objective function, the GA is employed by fitting the objective function within the preset upper and lower boundaries called the fitness function (f_i) . Throughout the iterative process of selection, crossover and mutation, the most optimum fitness magnitude (11.26682) is identified after 504 cycles of generation. As a result, a hybrid MRA-GA model has successfully reduced the intrinsic gate delay by \sim 70% in which the optimum Ge mole fraction, T_{high-k}, N_{sd} and WF are predicted to be 0.3 (30%), 3 nm, 2.96x10¹³ cm⁻³ and 4.6 eV respectively. Thus, it is concluded that a hybrid MRA-GA model can be one of the practical approaches for reducing the τ_{int} of the device as well as predicting the optimum magnitude of the design parameters. In future work, more design parameters could be considered using the proposed predictive approach for better optimization solutions.

Acknowledgement

The authors would like to thank the Ministry of Higher Education (MOHE) for sponsoring this work under project (FRGS/1/2022/TK07/UTEM/02/47) and MiNE, CeTRI, Faculty of Electronics & Computer Technology and Engineering (FTKEK), Universiti Teknikal Malaysia Melaka (UTeM) for the moral support throughout the project.

References

- [1] Kumar, Pankaj, Kalyan Koley, Bhubon C. Mech, Ashish Maurya, and Subindu Kumar. "Analog and RF performance optimization for gate all around tunnel FET using broken-gap material." *Scientific reports* 12, no. 1 (2022): 18254. <https://doi.org/10.1038/s41598-022-22485-6>
- [2] Seifollahi, Samaneh, Seyed Ali Sedigh Ziabari, and Azadeh Kiani-Sarkaleh. "A design of nanoscale double-gate FET based ring oscillator with improved oscillation frequency using device engineering." *AEU-International Journal of Electronics and Communications* 134 (2021): 153701.<https://doi.org/10.1016/j.aeue.2021.153701>
- [3] Ryu, Donghyun, Ilho Myeong, Jang Kyu Lee, Myounggon Kang, Jongwook Jeon, and Hyungcheol Shin. "Investigation of gate sidewall spacer optimization from OFF-state leakage current perspective in 3-nm node device." *IEEE Transactions on Electron Devices* 66, no. 6 (2019): 2532-2537[. https://doi.org/10.1109/TED.2019.2912394](https://doi.org/10.1109/TED.2019.2912394)
- [4] Li, Yiming, Chieh-Yang Chen, Min-Hui Chuang, and Pei-Jung Chao. "Characteristic fluctuations of dynamic power delay induced by random nanosized titanium nitride grains and the aspect ratio effect of gate-all-around nanowire CMOS devices and circuits." *Materials* 12, no. 9 (2019): 1492[. https://doi.org/10.3390/ma12091492](https://doi.org/10.3390/ma12091492)
- [5] Jegadheesan, V., K. Sivasankaran, and Aniruddha Konar. "Impact of geometrical parameters and substrate on analog/RF performance of stacked nanosheet field effect transistor." *Materials Science in Semiconductor Processing* 93 (2019): 188-195[. https://doi.org/10.1016/j.mssp.2019.01.003](https://doi.org/10.1016/j.mssp.2019.01.003)
- [6] Avila, Edgar Solis, Julio C. Tinoco, Andrea G. Martinez-Lopez, Mario Alfredo Reyes-Barranca, Antonio Cerdeira, and Jean-Pierre Raskin. "Parasitic gate resistance impact on triple-gate FinFET CMOS inverter." *IEEE Transactions on Electron Devices* 63, no. 7 (2016): 2635-2642.<https://doi.org/10.1109/TED.2016.2558580>
- [7] Makableh, Yahia F., Hani Alzubi, and Ghassan Tashtoush. "Design and optimization of the antireflective coating properties of silicon solar cells by using response surface methodology." *Coatings* 11, no. 6 (2021): 721. <https://doi.org/10.3390/coatings11060721>
- [8] Mohammed, Ayman R., and Irene S. Fahim. "Tandem Organic Solar Cell Optimization Using Response Surface Methodology." In *2020 International Conference on Data Analytics for Business and Industry: Way Towards a Sustainable Economy (ICDABI)*, pp. 1-5. IEEE, 2020[. https://doi.org/10.1109/ICDABI51230.2020.9325624](https://doi.org/10.1109/ICDABI51230.2020.9325624)
- [9] Kaharudin, Khairil Ezwan, and Fauziyah Salehuddin. "Predictive Modeling of Mixed Halide Perovskite Cell using Hybrid L27 OA Taguchi-based GA-MLR-GA Approach." *Jurnal Teknologi* 84, no. 1 (2022): 1-9. <https://doi.org/10.11113/jurnalteknologi.v84.15550>
- [10] Fadzilah, N., M. Z. A. A. Kadir, Suhaidi Shafie, S. A. Rashid, WZ Wan Hassan, and J. Norhanisah. "TiO2 Thickness And Graphene Quantum Dots Variation In Photoanode Of Dye Sensitized Solar Cell Using Response Surface Methodology (Rsm) Technique."
- [11] Kaharudin, K. E., F. Salehuddin, A. S. M. Zain, M. N. I. A. Aziz, Zahariah Manap, Nurul Akmal Abd Salam, and Wira Hidayat Mohd Saad. "Multi-response optimization in vertical double gate PMOS device using Taguchi method and grey relational analysis." In *2016 IEEE International Conference on Semiconductor Electronics (ICSE)*, pp. 64-68. IEEE, 2016[. https://doi.org/10.1109/SMELEC.2016.7573592](https://doi.org/10.1109/SMELEC.2016.7573592)
- [12] Hunde, Bonsa Regassa, and Abraham Debebe Woldeyohannes. "Performance analysis and optimization of perovskite solar cell using SCAPS-1D and genetic algorithm." *Materials Today Communications* 34 (2023): 105420. <https://doi.org/10.1016/j.mtcomm.2023.105420>
- [13] Latiff, Zulkarnain Abdul, Nik Mizamzul Mehat, Nur'Aliya Azzahra Abdul Rauf, and Shahrul Kamaruddin. "Optimization of Topology and Mechanical Properties of 3D Printed Hollow and Thin-Walled Structures via Integration of Taguchi Method and Grey Relational Analysis." *Journal of Advanced Research in Applied Mechanics* 115, no. 1 (2024): 18-35.<https://doi.org/10.37934/aram.115.1.1835>
- [14] Mahbubah, N. A., M. Nuruddin, S. S. Dahda, D. Andesta, E. Ismiyah, D. Widyaningrum, M. Z. Fathoni *et al.,* "Optimization of CNC turning parameters for cutting Al6061 to achieve good surface roughness based on Taguchi method." *Journal of Advanced Research in Applied Mechanics* 99, no. 1 (2022): 1-9.
- [15] Huan, Chow Yong, Wan Zuki Azman Wan Muhamad, Zainor Ridzuan Yahya, Nor Hizamiyani Abdul Azziz, Tan Li Mei, and Tan Xiao Jian. "Hybrid mahalanobis taguchi system with binary whale optimisation feature selection for the wisconsin breast cancer dataset." *Journal of Advanced Research in Applied Sciences and Engineering Technology* 31, no. 3 (2023): 93-105[. https://doi.org/10.37934/araset.31.3.93105](https://doi.org/10.37934/araset.31.3.93105)
- [16] Shakir, Safa Waleed, Sarah Saad Mohammed Jawad, and Zainab Abdulmaged Khalaf. "Analysis of the Impact of Nanofluids on the Improvement in CO2 Absorption using Taguchi Method." *Journal of Advanced Research in Fluid Mechanics and Thermal Sciences* 115, no. 1 (2024): 83-98[. https://doi.org/10.37934/arfmts.115.1.8398](https://doi.org/10.37934/arfmts.115.1.8398)
- [17] Azman, Azraf, Mohd Zamri Yusoff, Azfarizal Mukhtar, Prem Gunnasegaran, Ng Khai Ching, and Ahmad Shah Hizam Md Yasir. "Application of box-behnken design with response surface methodology to analyse friction characteristics for corrugated pipe via CFD." *CFD Letters* 15, no. 7 (2023): 1-13[. https://doi.org/10.37934/cfdl.15.7.113](https://doi.org/10.37934/cfdl.15.7.113)
- [18] Kaharudin, K. E., F. Salehuddin, and A. S. M. Zain. "Work-function tuning on analogue properties of junction-less strained DG-MOSFET." *Journal of Engineering Science and Technology* 18, no. 1 (2023): 331-346.
- [19] Kaharudin, K. E., F. Salehuddin, A. S. M. Zain, and Ameer F. Roslan. "Geometric and process design of ultra-thin junctionless double gate vertical MOSFETs." *International Journal of Electrical & Computer Engineering (2088- 8708)* 9, no. 4 (2019)[. https://doi.org/10.11591/ijece.v9i4.pp2863-2873](https://doi.org/10.11591/ijece.v9i4.pp2863-2873)
- [20] Dong, Jianjun, Zhengquan Xie, Hao Jiang, and Ke Gao. "Multiple regression method for working face mining pressure prediction based on hydraulic support monitoring dataset." *Frontiers in Earth Science* 11 (2023): 1114033. <https://doi.org/10.3389/feart.2023.1114033>
- [21] Dorta-González, Pablo. "A Multiple Linear Regression Analysis to Measure the Journal Contribution to the Social Attention of Research." *Axioms* 12, no. 4 (2023): 337[. https://doi.org/10.3390/axioms12040337](https://doi.org/10.3390/axioms12040337)
- [22] Mizumoto, Atsushi. "Calculating the relative importance of multiple regression predictor variables using dominance analysis and random forests." *Language Learning* 73, no. 1 (2023): 161-196.<https://doi.org/10.1111/lang.12518>
- [23] Trunfio, Teresa Angela, Arianna Scala, Cristiana Giglio, Giovanni Rossi, Anna Borrelli, Maria Romano, and Giovanni Improta. "Multiple regression model to analyze the total LOS for patients undergoing laparoscopic appendectomy." *BMC Medical Informatics and Decision Making* 22, no. 1 (2022): 141. <https://doi.org/10.1186/s12911-022-01884-9>
- [24] Yousefi, Jamileh, Sahand Ashtab, Amirali Yasaei, Allu George, Ali Mukarram, and Satinderpal Singh Sandhu. "Multiple Linear Regression Analysis of Canada's Freight Transportation Framework." *Logistics* 7, no. 2 (2023): 29. <https://doi.org/10.3390/logistics7020029>
- [25] Oh, Seungmin, Junchul Yoon, Yoona Choi, Young-Ae Jung, and Jinsul Kim. "Genetic algorithm for the optimization of a building power consumption prediction model." *Electronics* 11, no. 21 (2022): 3591. <https://doi.org/10.3390/electronics11213591>
- [26] Katoch, Sourabh, Sumit Singh Chauhan, and Vijay Kumar. "A review on genetic algorithm: past, present, and future." *Multimedia tools and applications* 80 (2021): 8091-8126.<https://doi.org/10.1007/s11042-020-10139-6>
- [27] Sun, Kexin, Debin Zheng, Haohao Song, Zhiwen Cheng, Xudong Lang, Weidong Yuan, and Jiquan Wang. "Hybrid genetic algorithm with variable neighborhood search for flexible job shop scheduling problem in a machining system." *Expert Systems with Applications* 215 (2023): 119359[. https://doi.org/10.1016/j.eswa.2022.119359](https://doi.org/10.1016/j.eswa.2022.119359)
- [28] Raj, Arman, Avneesh Kumar, Vandana Sharma, Seema Rani, Ankit Kumar Shanu, and Tanya Singh. "Applications of Genetic Algorithm with Integrated Machine Learning." In *2023 3rd International Conference on Innovative Practices in Technology and Management (ICIPTM)*, pp. 1-6. IEEE, 2023. <https://doi.org/10.1109/ICIPTM57143.2023.10118328>
- [29] Balcha, Abebe Alemu, and Samuel Alemu Woldie. "Impact of genetic algorithm for the diagnosis of breast Cancer: Literature Review." *Advances in Infectious Diseases* 13, no. 1 (2023): 41-46. <https://doi.org/10.4236/aid.2023.131005>