ANCHOR: A New Proposed Stream Cipher for Smart Cards with Crypto Co-Processor

Ahmed O. Elrefai1,*, Khaled A. Shehata1, Hazem M. Eldeeb1, Hanady H. Issa2

1 Department of Electronics and Communication Engineer, Faculty of Engineer, Arab Academy for Science Technology University, Cairo, Egypt
2 Department of Electronics and Communication Engineer, Faculty of Engineer, Military Technical College, Cairo, Egypt

ARTICLE INFO

Article history:
Received 20 October 2023
Received in revised form 20 December 2023
Accepted 10 February 2024
Available online 22 May 2024

Keywords:
Smart card; Encryption algorithm; Crypto co-processor; ANCHOR; Stream cipher; Cryptography

ABSTRACT

A smart card is a small pocket-sized computer with limited resources used for secure data processing and storage. The card consists of different software and hardware components, including a microprocessor, crypto co-processor, RAM, secure ROM, and operating system. Even though smart cards have a lot of limitations in terms of processing power and small-sized memory, smart cards are widely used in many applications that require a high degree of security such as e-passports, citizen cards, e-banking, etc. Basically, the security of a smart card depends mainly on the security strength of the cipher algorithm implemented inside. This paper presents a new lightweight, high-speed, and cryptographically strong stream cipher algorithm (ANCHOR) suitable for implementation on smart cards. The building blocks of the proposed cipher were carefully built/chosen with high-valued cryptographic properties. The randomness and linear complexity properties of the proposed cipher algorithm have been successfully tested with statistical tests of the NIST suite and the Berlekamp- Massey algorithm respectively. In order to test the performance of the proposed cipher algorithm, the algorithm was developed in C language and executed on a Linux machine.

1. Introduction

Security experts around the world work relentlessly to thwart the ever-growing threats of malicious attacks over computing environments and data transmission. One of the most common methods of data protection is the process of data encryption, which is transforming the data and encoding it in a way that the data becomes unintelligible not only to the naked eye but also to expert hackers as well. Encrypted data can only be read or used when restored to its original form, or when it is decrypted.

* Corresponding author.
E-mail address: ahmedelrefaai@gmail.com

https://doi.org/10.37934/araset.45.2.227239
1.1 Smart Card

The concept of the smart card came into being in the early 1970s through research and development in some of the most technologically innovative nations across the world, including Germany, France, and Japan [A1]. A smart Card is a plastic card, which contains an embedded computer, that can store data and a computing system that transacts data via a reader. Smart card readers require the lowest cost of system maintenance as it has a high lifetime rate.

A smart card is considered a small, tiny computer that consists of a contact interface, microprocessor chip, EPROM, ROM, memory chip, cipher chip (crypto co-processor), antenna for a contactless interface, separate magnetic strip, and printing. All these components together in a card provide many efficient capabilities from internal program memory to additional programmable memory and coprocessor security. Nowadays, there are some components that may be added, such as LCD, Fingerprint sensor, integrated tiny battery, and simple pin pad.

1.2 Types of Smart Cards

Smart Cards have three main types depending on the application and its supported communication systems, commonly there are three main types. The first type is Contact Interface Cards, it is the most common type that is, not only supported with ISO7816 T0 or T1 protocols but also supported with electrical contacts for establishing communication and data transactions.

The second type is Contactless Interface Cards, it is the second main type, which is supported with ISO14443 protocol; also, it is supported with RFID to establish communication and data transaction. As the Contact or Contactless Interface cards cannot influence the development of some applications, a Dual Interface card had been established, which allows vendors to use both features of Contact and Contactless Interface cards to fit the market needs. Hence, it could be one of the main types of smart cards. The third main type is Multi-Component Cards that are supported with ISO7816 USB protocol and also supported with USB interface and fingerprint scanners for establishing communication and data transactions.

1.3 Smart Card Communications

Smart cards typically use a serial interface for communication with the card reader. The most common interface standard is the ISO/IEC 7816 standard, which defines the transmission protocols and electrical characteristics for smart cards. Smart cards communicate with the external device using Application Protocol Data Units (APDU) commands. These commands follow a specific structure and are used for various operations, such as data retrieval, storage, authentication, and cryptographic operations.

1.4 Smart Card Security

Smart cards typically Despite the increased, widely spread applications of Smart Cards within various fields due to their reliability and security of data being stored or processed inside, smart cards are subjected to various types of attacks that aim to gain unauthorized access to the data being stored or processed. One of these attacks is side-channel attacks, in which a hacker takes advantage of flaws in the execution of cryptographic algorithms to extract secret keys or other sensitive data.

The security of smart cards depends mainly on the security of the adopted cipher algorithm. A crypto coprocessor on a smart card is normally utilized with proprietary encryption algorithms to
increase the degree of security in which all the cryptographic operations (Encryption and Decryption) are executed inside the card using the dedicated microprocessor without exposing the cipher keys to the outer world. Crypto coprocessors are frequently implemented as independent hardware modules, each with its own memory and processing capabilities, and they are designed specifically for a given cryptographic function.

The ANCHOR algorithm is proposed as a novel stream cipher algorithm designed for data encryption in smart cards. The ANCHOR algorithm is an alternative to commonly used ciphers such as (AES – DES) and modified ciphers could be used such as Hybrid AES-Modified ECC Algorithm [21] in the crypto processor of smart cards. Compared to the existing ciphers, the ANCHOR stream cipher has multiple advantages, for example, its operation speed and small memory usage.

1.5 Paper Structure

In this paper, we demonstrate our work in six sections as follows. Section One introduces smart card applications, limitations, and development. Section two illustrates the literature review as the paper demonstrates a survey of proposed encryption algorithms used in smart cards and illustrates their limitations and weaknesses comparing them with the proposed ANCHOR encryption algorithm. Section three description of the main modules for constructing ANCHOR cipher, in this section we will illustrate the general structure, Key schedule, LFSRs modules, nonlinear module, reduction, and Keystream generator initialization and operation. Section four demonstrates cryptographic assessments regarding security measures and statistical tests such as frequency tests, Runs tests, and Binary Derivative tests. Section five introduces the Berlekamp-Massey to assess the generated keystream properties such as linear complexity and describes ANCHOR cipher performance assessments such as time consumption, and memory usage. Section six concludes the work achieved in the paper and elaborates on future research.

2. Literature Review

Security experts around Smart Cards have a lot of limitations such as limited processing and memory capabilities, consequently, smart cards are susceptible to assaults. Commonly used ciphers such as DES and AES which offer significant security due to their robust architecture and complex math. Integrating AES into data systems enhances privacy and security, boosting confidence in digital interactions. Although AES has limitations like block size restrictions, and DES is considered outdated, various cipher algorithms have been developed for smart cards [22]. Hence, many Cipher algorithms of different types were developed to operate on smart cards.

In this section a survey was conducted for most of the developed cipher algorithms, along with their advantages and disadvantages. Several lightweight encryption algorithms, such as TEA and SDES, as well as SNOW algorithms have been proposed to address the need for fast and small encryption algorithms. However, these algorithms also have their limitations. For instance, TEA and SDES have relatively small key sizes, making them susceptible to brute-force attacks. On the other hand, Snow has a large memory footprint, making it unsuitable for resource-constrained devices.

In recent years, several new algorithms, such as Acorn and Future, have been proposed to address the limitations of existing algorithms. Acorn has a larger memory footprint compared to Snow but provides a higher level of security. Future has a small memory footprint and is fast, making it suitable for deployment in resource-constrained devices. However, the memory usage of the Future algorithm is 4 KB.

Kishan Chand [1] introduces a novel lightweight block cipher named FUTURE. The paper emphasizes the significance of lightweight block ciphers in applications that necessitate efficient data encryption on
low-resource devices. However, the FUTURE cipher has certain limitations. It can only encrypt data in fixed blocks of 64 bits, which may not be suitable for a wide range of applications. Additionally, the FUTURE cipher consists of 10 rounds, each comprising four distinct transformations, which can impact the speed of smart card devices. Moreover, the FUTURE algorithm utilizes 4 KB of memory, which should be taken into consideration in resource-constrained environments.

Heru Nurwarsito and Sarah Kusuma Ayu [2] conduct a comparative analysis of the ACORN algorithm and the SNOW algorithm on a smart card platform. The study involves test vector testing as well as encryption and decryption performance testing to ensure the proper functioning of the system. However, certain limitations were identified. The Acorn algorithm key space of 80 bits is relatively small, making it susceptible to exhaustive key search attacks. On the other hand, the main limitation of the SNOW family of ciphers lies in their relatively low speed compared to some other lightweight encryption algorithms. This reduced speed is attributed to the extensive use of XOR and permutation operations, which can negatively impact the cipher’s overall performance.

B. Ege, E. B. Kavun, and T. Yalçın [9] focused on smart cards equipped with non-volatile memory. They implemented the AES (Advanced Encryption Standard) and PRESENT algorithms using Counter (CTR) and XOR-Encrypt-XOR (XEX) modes. The objective was to enable memory encryption on smart cards with limited resources, specifically those implemented on less than 6K gates. However, one limitation of their approach was the utilization of the PRESENT algorithm for memory encryption. In this survey, most of the presented algorithm was Block cipher which operates in fixed-size blocks and doesn’t require a mechanism of synchronization.

3. The Proposed Stream Cipher (ANCHOR)

The proposed stream cipher ANCHOR is a new lightweight stream cipher suitable for implementation on smart cards. ANCHOR aims to provide a high degree of data security and overcome the problem of limited resources of smart cards as well. Unlike most of the above-presented cipher algorithms for smart cards which adopted the block cipher approach to avoid the synchronization process, ANCHOR adopted the approach of stream cipher with an off-line mechanism for synchronization using stream cipher algorithms on smart cards ensuring high-speed processing for data encryption and avoids using a padding mechanism for fixed-block data encryption. Proposed Stream Cipher (ANCHOR) Block Diagram in Figure 1.

---

![Fig. 1. Proposed Stream Cipher (ANCHOR) Block Diagram](image_url)
3.1 General Structure

The general structure of the ANCHOR algorithm consists of four building blocks, a set of eight Linear Feedback Shift Registers (LFSRs) each of 64-bit length, a Non-linear module which is the main source of non-linearity, a reduction module, and a key expansion module. The four building blocks are cascaded and integrated together to provide a cryptographically strong cipher algorithm.

The ANCHOR algorithm is used to produce a pseudo-random sequence of bits as a keystream generator. The algorithm requires a 256-bit Initialization Vector (IV) and 256-bit Secret Key (K). A different Initialization Vector is concatenated to each received data frame/message. Data is ciphered by generating a key stream which is XORed with a byte stream of the plaintext/ciphertext data (see Figure 1).

3.2 Key Expansion Module

The ACHOR encryption algorithm requires a 512-bit to fill the cells of an eight-bit set of Linear Feedback Shift Registers (Initial State) in order to prepare the cipher algorithm for working. The function of the key expansion module is to set a value to the Initial State. The key expansion module uses the same Sbox (S1) of the ANCHOR algorithm as shown in Figure 2.

![Key Expansion Diagram](image)

The secret key (K) of 256-bits length is passed as an input to Sbox (S1) to produce the first half of the Initial State (Ks1). The second half of the Initial State (Ks2) is produced by XORing the Secret key with the received Initialization Vector. In order to fill the eight shift registers, each of Ks1, Ks2 is split into four parts in Eq. (1) and Eq. (2) as follows

\[
\begin{align*}
Ks1 &= K0 \parallel K1 \parallel K2 \parallel K3 \\
Ks2 &= K4 \parallel K5 \parallel K6 \parallel K7
\end{align*}
\]

The values (K0, K1, ..., K7) fill the eight shift registers to create the Initial State value. The key expansion process of the ANCHOR cipher is designed to be both straightforward and efficient, while still maintaining a high level of security.
3.3 LFSRs Module

One of the most important characteristics of any strong cipher algorithm is the long cycle. This module is designed to provide the cipher algorithm with a very large cycle as it consists of eight bitwise LFSRs, each of 64-bit length, and equipped with a primitive polynomial that guarantees maximal length.

Figure 1 shows the eight different LFSRs (LFSR-0, LFSR-1, LFSR-2, LFSR-3, LFSR-4, LFSR-5, LFSR-6, and LFSR-7). The internal state of each LFSRs is completely changed with each rising edge of each clock cycle due to the shift operation by the value (V). Furthermore, the feedback polynomials of the LFSRs are selected to be primitive polynomials with dense coefficients. Each LFSR produces a binary sequence period with maximal length sequences in Eq. (3) as follows

\[ P = 2^{(#)} - 1 \]  

(3)

The coefficients of the eight primitive polynomials are shown in the following Table 1:

<table>
<thead>
<tr>
<th>LFSR#</th>
<th>Primitive Polynomial Feedback Coefficients (U)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LFSR-0</td>
<td>U0 = [0, 1, 2, 3, 4, 6, 8, 10, 12, 14, 15, 17, 18, 20, 21, 22, 23, 24, 25, 26, 31, 32, 34, 35, 38, 39, 40, 41, 44, 48, 49, 50, 52, 53, 55, 58]</td>
</tr>
<tr>
<td>LFSR-1</td>
<td>U1 = [0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 14, 15, 16, 19, 21, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 35, 36, 44, 45, 46, 48, 50, 53, 55, 56, 60, 61, 63]</td>
</tr>
<tr>
<td>LFSR-2</td>
<td>U2 = [0, 1, 2, 3, 8, 9, 12, 13, 17, 21, 23, 25, 26, 28, 29, 31, 34, 35, 38, 43, 47, 49, 50, 56, 57, 58, 59, 60]</td>
</tr>
<tr>
<td>LFSR-3</td>
<td>U3 = [0, 1, 2, 4, 5, 11, 13, 14, 16, 19, 20, 22, 23, 24, 27, 28, 29, 33, 36, 38, 40, 41, 42, 43, 44, 47, 48, 49, 51, 55, 57, 58, 61, 63]</td>
</tr>
<tr>
<td>LFSR-4</td>
<td>U4 = [0, 3, 7, 8, 9, 10, 11, 14, 16, 21, 23, 24, 26, 29, 31, 32, 33, 36, 41, 43, 44, 45, 46, 47, 50, 51, 52, 55, 56, 59, 60, 61, 62, 63]</td>
</tr>
<tr>
<td>LFSR-5</td>
<td>U5 = [0, 3, 7, 8, 10, 11, 13, 15, 16, 19, 20, 21, 23, 27, 28, 30, 33, 34, 36, 38, 39, 41, 42, 43, 44, 45, 48, 49, 50, 51, 55, 60, 62]</td>
</tr>
<tr>
<td>LFSR-6</td>
<td>U6 = [0, 1, 2, 3, 4, 5, 7, 8, 9, 10, 12, 19, 20, 21, 23, 24, 27, 30, 31, 34, 35, 37, 38, 39, 40, 42, 45, 47, 48, 51, 53, 54, 56, 58, 60, 61, 62, 63]</td>
</tr>
<tr>
<td>LFSR-7</td>
<td>U7 = [0, 2, 3, 4, 5, 7, 11, 13, 15, 18, 20, 24, 25, 33, 34, 37, 38, 39, 42, 45, 46, 48, 49, 51, 53, 54, 55, 58, 59, 62]</td>
</tr>
</tbody>
</table>

The output of eight LFSRs are concatenated to perform outputs OL of 8-bit to act as input to the next building block (Nonlinear Module) calculated in Eq. (4) as follows:

\[ OL = LFSR-0 \ (0) \ || \ LFSR-1 \ (0) \ || \ LFSR-2 \ (0) \ || \ LFSR-3 \ (0) \ || \ LFSR-4 \ (0) \ || \ LFSR-5 \ (0) \ || \ LFSR-6 \ (0) \ || \ LFSR-7 \ (0) \]  

(4)

3.4 Nonlinear Module

This module provides the cipher algorithm with the required degree of non-linearity which grants strong resistance against known cryptographic (linear and differential) attacks. This module is a substitution Box Sbox (S1). It takes one byte as input and produces one byte (OS1) as an output with no linear relation between them.
The presented Sbox was built based on a power function with exponent (exp = 4966). Figure 3 shows the definition of the power function that is used to generate the Sbox. The Sbox properties are designed to have a maximum Walsh equal to 32, with zero immunity, maximum autocorrelation equal to 32, function PC (0), and 7th algebraic degree. The definition of the Scalar Boolean function is shown in Figure 4 demonstrated in the next section.

$$\begin{align*}

3.5 Reduction Module

The function of the Reduction module is to provide the cipher algorithm with a non-linear reduction stage. The module is constructed from a balanced Scalar Boolean function (SB) with eight-bit input (n=8) and one-bit output. This function was constructed with high-valued cryptographic parameters.

The Scalar Boolean function linear characteristics are designed to have a zero-immunity order, Walsh Maximum equals 56, distance to linear function equals 100*(= 2**(n-1) - MaxW/2) and $\Pr(\text{Max}(f(x) = l(x)) = 1/2 (1 + 0.2188)$). Furthermore, the Scalar Boolean function differential characteristics are developed to have Maximum Autocorrelation equal to 72 and propagation criterion (PC) equal to zero. The definition of the Scalar Boolean function is shown in Figure 4. The output of this function is one bit which is considered the output keystream key (Z) of the proposed ANCHOR cipher algorithm.

3.6 Keystream Initialization Mode and Operation Mode

The ANCHOR cipher system’s LFSR module is initialized once at the beginning of every new data transmission session or whenever the secret session key (K) is updated. An eight-bit Buffer was
implemented after the ANCHOR algorithm to generate an eight-bit key stream. The ANCHOR algorithm is initialized and operates according to the following steps:

i. Key Expansion Module operates with the secret session key (K) and the Initialization Vector (IV) of the new plain text message is received to produce the round keys (Kr).

ii. The eight-bit set of Linear Feedback Shift Registers (LFSRs) of ANCHOR cipher are filled at initialization mode with the eight 64-bit round keys (Kr).

iii. The main 8-LFSRs are stepped regularly to shift the register one bit to the right after each rising edge of the clock (t). The feedback bit is calculated for each shift operation using the primitive polynomial feedback of each register and its functions.

iv. The output byte from LFSRs is used as input to the Nonlinear module.

v. The Sbox (S1) maps the input byte and produces an output byte that acts as input to the Reduction Module as the balanced Scalar Boolean function (SB) reduces the byte input to a one-bit key stream output of the ANCHOR algorithm.

4. Security Assessment

In order to ensure the security strength of the proposed stream cipher, some cryptographic criteria were tested to evaluate the randomness, unpredictability, and resistance against known cryptographic attacks. These tests included statistical tests and equivalent linear complexity. The ANCHOR algorithm was implemented using C language on a Linux machine with 8 GB memory and 8-core processors to produce a sample keystream in data files to be assessed.

4.1 Cryptographic Statistical Tests

For the purpose of testing the randomness property of the proposed cipher algorithm, CRYTX98 package has been used. The package consists of fifteen tests that were applied to the binary sequence taken as an output of the cipher algorithm. Figures 5 and 6 show the statistical test result.

A file of size 20,000-byte key (160,000-bit) in a binary format has been produced by the proposed cipher algorithm, with a non-zero random value for the initialization vector (IV). Accordingly, ANCHOR’s Key stream output had successfully satisfied all statistical tests.
4.2 Linear Complexity Assessment

The Berlekamp-Massey algorithm is a mathematical algorithm used in the field of error correction coding. It was developed by Elwyn R. Berlekamp and James L. Massey in the early 1960s. The primary objective of the algorithm is to find the shortest linear feedback shift register (LFSR) that can generate a given sequence of bits.

The algorithm works by iteratively updating a candidate LFSR polynomial that generates the observed sequence of bits. Starting with an initial candidate polynomial of degree zero, the algorithm checks if the polynomial correctly predicts the next bit in the sequence. If it does, the degree of the polynomial remains the same, and the algorithm moves on to the next bit. If the polynomial fails to predict the next bit, the algorithm updates the polynomial to a new one with a higher degree.

The process continues until the algorithm finds the minimal-degree polynomial that can generate the entire sequence. The Berlekamp-Massey algorithm demonstrates the linear complexity of a sequence by finding the shortest LFSR that can produce the given sequence. Various samples of ANCHOR cipher keystream were generated to measure the equivalent Linear complexity. Table 2 shows the results of testing bit streams of various lengths. The relation between the tested inputs and the output equals to \( \frac{n}{2} \) and satisfies the long cycle criterion.

Table 2
Linear Complexity Output for ANCHOR Cipher

<table>
<thead>
<tr>
<th>Sample size (bit)</th>
<th>Linear complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>512</td>
<td>256</td>
</tr>
<tr>
<td>1024</td>
<td>532</td>
</tr>
<tr>
<td>2048</td>
<td>1064</td>
</tr>
<tr>
<td>4096</td>
<td>2024</td>
</tr>
<tr>
<td>8192</td>
<td>4096</td>
</tr>
<tr>
<td>16384</td>
<td>8192</td>
</tr>
</tbody>
</table>

5. Performance Assessment

Due to the limitation of the smart card resources, Performance assessment is an essential part of evaluating encryption algorithms’ efficiency and suitability to work on the smart card. The two crucial aspects that are evaluated in performance assessment are speed and size. Speed refers to the time taken by an encryption algorithm to execute its encryption and decryption cycles. Size refers to the memory, ROM, and storage space needed for a cipher algorithm to run on the smart card.

Encryption algorithms that are fast and require a small memory footprint are generally preferred. This is because fast algorithms can efficiently encrypt and decrypt large amounts of data in a short time, while small memory requirements enable them to be deployed in resource-constrained devices like smart cards and embedded systems.

5.1 Speed Assessment

The speed of processing is evaluated during the ANCHOR encryption and decryption process testing. Two test data of sizes 800 bytes and 1 kilobyte were used in this test to determine how the size of the test data affected the speed of the encryption and decryption processes. In this test, the built-in system is run to determine how long the encryption and decryption processes take, and the system then displays the results shown in Figures 7 and 8.
The same data was subjected to ten experiments to determine the average processing time for the ANCHOR encryption and decryption procedure regarding speed assessment results as Table 3.

<table>
<thead>
<tr>
<th>Number/Size</th>
<th>800 bytes</th>
<th>1 kilobyte</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1.8ms</td>
<td>2.3ms</td>
</tr>
<tr>
<td>2</td>
<td>1.8ms</td>
<td>2.5ms</td>
</tr>
<tr>
<td>3</td>
<td>1.8ms</td>
<td>2.7ms</td>
</tr>
<tr>
<td>4</td>
<td>1.8ms</td>
<td>2.3ms</td>
</tr>
<tr>
<td>5</td>
<td>1.8ms</td>
<td>2.5ms</td>
</tr>
<tr>
<td>6</td>
<td>1.8ms</td>
<td>2.6ms</td>
</tr>
<tr>
<td>7</td>
<td>1.8ms</td>
<td>2.5ms</td>
</tr>
<tr>
<td>8</td>
<td>1.8ms</td>
<td>2.7ms</td>
</tr>
<tr>
<td>9</td>
<td>1.8ms</td>
<td>2.5ms</td>
</tr>
<tr>
<td>10</td>
<td>1.8ms</td>
<td>2.6ms</td>
</tr>
<tr>
<td><strong>Average Time</strong></td>
<td><strong>1.8ms</strong></td>
<td><strong>2.36ms</strong></td>
</tr>
</tbody>
</table>

The ANCHOR encryption and decryption procedure on test data with a total size of 0.8 KB takes an average of 1.8ms and for 1 KB takes an average of 2.3ms. The outcomes of this test demonstrate that ANCHOR can perform the encryption and decryption procedure in a very brief amount of time, making it suitable for usage with smart cards with an average speed rate of Eq. (5) as follows

\[
\text{KB/s} = \frac{1 \text{ KB}}{0.00236 \text{ seconds}} = 423.72881 \text{ KB/s}
\]
5.2 Memory Usage

The ANCHOR cipher underwent comprehensive testing to evaluate its memory consumption. The cipher consists of three modules: eight LFSRs (Linear Feedback Shift Registers), each with a size of 64 bits, a Sbox, and a Scalar Boolean component. To assess the total memory usage of the ANCHOR algorithm, it was implemented in the C programming language on a Linux machine.

The results of the testing, as depicted in Figure 9, revealed that the ANCHOR algorithm consumes a mere 2.692 KB of memory on the Linux machine. This finding highlights the remarkable efficiency of the ANCHOR cipher in terms of memory utilization. In fact, it stands out as one of the cryptographic ciphers with the smallest memory footprints.

![Fig. 9. ANCOR Cipher Memory Usage Assessment Output](image)

The compact memory fingerprint of the ANCHOR cipher is a significant advantage in various applications. In resource-constrained environments, such as Smart Cards which are devices with limited memory capacities, the algorithm's low memory consumption is highly desirable. It allows for efficient utilization of system resources without compromising the security or performance of cryptographic operations.

The ANCHOR cipher's small memory footprint not only contributes to reduced resource requirements but also facilitates its integration into diverse computing environments. The algorithm can be seamlessly implemented in systems with restricted memory availability, ensuring its compatibility and usability across a wide range of platforms and devices. Consequently, the ANCHOR cipher offers an excellent balance between strong cryptographic security and efficient memory utilization, making it a compelling choice for applications where memory efficiency is a crucial consideration.

6. Conclusions

This paper introduces a new encryption algorithm, ANCHOR. The purpose of ANCHOR cipher is not only to encrypt and decrypt the data stored and used in smart cards but also to improve the overall security of information transmitted and stored on smart cards, making it difficult for intruders to exploit the data. The simplicity and efficiency of this algorithm make it better suited to be applied to smart cards.

In conclusion, the ANCHOR cipher has demonstrated its strength as a competitive algorithm through its successful completion of NIST cryptographic tests and its exceptional performance results. Moreover, it has the potential to be implemented in smart card crypto co-processors. As a next step, the ANCHOR algorithm is planned to be implemented in VHDL code, which can be used to develop Field-Programmable Gate Array (FPGA) hardware which will enable researchers to create a specialized chip using ASIC technology.
Acknowledgment
Thanks, and gratitude to everyone who provided me with assistance, advice, and support so that I could finish this research. I especially thank my professors and those in charge of supervising the research. Thank you very much for your support and for giving me an opportunity to present my research to you, which demonstrates the sincerity of my intentions to support those aspiring for knowledge. This research was not funded by a grant.

References


