Hareth Korisa, S.H. et al. 2024. Low Power RTL Implementation of Tiny-YOLO-v2 DCNN Hardware Accelerator on Virtex-7 FPGA. Journal of Advanced Research in Applied Sciences and Engineering Technology. 54, 2 (Oct. 2024), 287–300. DOI:https://doi.org/10.37934/araset.54.2.287300.