Hareth Korisa, S. H. .; Shehata, K. . A.; Mostafa, H. . Low Power RTL Implementation of Tiny-YOLO-V2 DCNN Hardware Accelerator on Virtex-7 FPGA. J. Adv. Res. Appl. Sci. Eng. Tech. 2024, 54, 287-300.