S. H. . Hareth Korisa, K. . A. Shehata, and H. . Mostafa, “Low Power RTL Implementation of Tiny-YOLO-v2 DCNN Hardware Accelerator on Virtex-7 FPGA”, J. Adv. Res. Appl. Sci. Eng. Tech., vol. 54, no. 2, pp. 287–300, Oct. 2024.