K. E. Kaharudin, “A Predictive Approach to Reduce Intrinsic Gate Delay in Junctionless Double Gate Strained Transistor using DoE-Based Genetic Algorithm”, J. Adv. Res. Appl. Sci. Eng. Tech., pp. 38–51, Oct. 2024.