Kaharudin, K. E., N. A. Jalaludin, F. Salehuddin, F. Arith, A. S. Mohd Zain, I. Ahmad, S. A. Mat Junos, and P. R. Apte. “A Predictive Approach to Reduce Intrinsic Gate Delay in Junctionless Double Gate Strained Transistor Using DoE-Based Genetic Algorithm”. Journal of Advanced Research in Applied Sciences and Engineering Technology, Oct. 2024, pp. 38-51, doi:10.37934/araset.59.1.3851.