Hareth Korisa SH, Shehata KA, Mostafa H. Low Power RTL Implementation of Tiny-YOLO-v2 DCNN Hardware Accelerator on Virtex-7 FPGA. J. Adv. Res. Appl. Sci. Eng. Tech. [Internet]. 2024 Oct. 21 [cited 2025 Mar. 26];54(2):287-300. Available from: https://semarakilmu.com.my/journals/index.php/applied_sciences_eng_tech/article/view/12932