[1]
Jia Yang Hor, Chia Yee Ooi and Soon Chieh Lim 2023. Register Transfer Level Design of 32-Bit RISC-V Out-of-Order Processor. Semarak Engineering Journal. 2, 1 (Dec. 2023), 1–7.