Jia Yang Hor; Chia Yee Ooi; Soon Chieh Lim. Register Transfer Level Design of 32-Bit RISC-V Out-of-Order Processor. Sem. Eng. J. 2023, 2, 1-7.