Jia Yang Hor, Chia Yee Ooi, & Soon Chieh Lim. (2023). Register Transfer Level Design of 32-Bit RISC-V Out-of-Order Processor. Semarak Engineering Journal, 2(1), 1–7. Retrieved from https://semarakilmu.com.my/journals/index.php/sem_eng/article/view/6225