Jia Yang Hor, Chia Yee Ooi, and Soon Chieh Lim, “Register Transfer Level Design of 32-Bit RISC-V Out-of-Order Processor”, Sem. Eng. J., vol. 2, no. 1, pp. 1–7, Dec. 2023.