Jia Yang Hor, Chia Yee Ooi, and Soon Chieh Lim. “Register Transfer Level Design of 32-Bit RISC-V Out-of-Order Processor”. Semarak Engineering Journal 2, no. 1 (December 18, 2023): 1–7. Accessed December 22, 2024. https://semarakilmu.com.my/journals/index.php/sem_eng/article/view/6225.